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Digital Computer Laboratory 
Massachusetts Institute of Technology 
Cambridge, Massachusetts 
SUBJECT: Z-Plane Driver (WWII Memory Digit Plane) 
Tor N.H. Taylor, R.A. Nelson, Group 62 Section Chiefs, and 
N.P. Edwards at I.B.M. via A. Kromer 
From: David Shansky 
Date: March 27, 1953 
In the presently contemplated memory address selection scheme, 
a Z-plane driver is necessary to enable the selection of a single core 
in a 3 dimensional memory. In the W I I memory, this driver must be 
capable of furnishing a regulated current pulse of approximately 500 ma 
amplitude, .25 n-sec rise time, and approximately 2 p.sec duration. This 
current is to be regulated to within 5^. The comtemplated driver is to 
be a gated current source stabilized by feedback. This source will pro-
bably be coupled to the memory Z-plane winding by means of a linear 
pulse transformer. 
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